



Review of VLSI Architecture of Rationalized Bi-Orthogonal Wavelet Filter Banks

¹Prachi Sharma, ²Dr. Monika Kapoor

¹Research Scholar, ²Professor

^{1,2}Department of Electronics and Communication Engineering

^{1,2}Lakshmi Narain College of Technology, Bhopal, India

Abstract— Wavelet transforms have become essential tools in signal processing, especially for tasks such as image compression, denoising, and feature extraction. Among the various wavelet families, Bi-Orthogonal Wavelet Filter Banks (BOWFBs) offer the distinct advantage of having both symmetric wavelets and perfect reconstruction, making them ideal for applications requiring high-quality signal recovery. However, implementing BOWFBs efficiently in hardware remains a challenge due to the complexity of the mathematical operations involved. Rationalized Bi-Orthogonal Wavelet Filter Banks (RBWFBs) provide a modified approach that reduces computational complexity while preserving the essential features of BOWFBs. This paper presents a detailed review of VLSI (Very Large Scale Integration) architectures for RBWFBs, focusing on their design strategies, hardware optimizations, and trade-offs.

Keywords— Filterbank, BOWFBs, VLSI, Channel, Delay, Complex, Hearing Aid.

I. INTRODUCTION

Wavelet transforms have revolutionized various fields of signal and image processing by providing a flexible and efficient way to represent signals at multiple levels of detail. Unlike traditional Fourier transforms, which offer only frequency-domain information, wavelets provide both time and frequency localization, making them ideal for analyzing non-stationary signals. This property has made wavelets indispensable for a wide range of applications, from image compression in standards like JPEG2000 to noise reduction and feature extraction in medical imaging and computer vision.

Within the family of wavelet transforms, Bi-Orthogonal Wavelet Filter Banks (BOWFBs) stand out due to their symmetric wavelet functions and the property of perfect

reconstruction. In traditional orthogonal wavelets, the scaling and wavelet functions are not symmetric, which can lead to phase distortion in certain applications. Bi-orthogonal wavelets, on the other hand, maintain symmetry in both the analysis and synthesis wavelets, ensuring that signals can be reconstructed without loss or distortion—a crucial feature for applications such as image and video compression, where quality retention is critical.

Despite their advantages, the implementation of bi-orthogonal wavelets in hardware, particularly for real-time applications, poses significant challenges. The mathematical operations required for bi-orthogonal wavelet transforms are computationally intensive, involving convolutions, filtering, and down-sampling. These operations, when applied to high-resolution images or real-time video streams, can overwhelm traditional hardware platforms, especially in low-power environments like embedded systems or mobile devices.

In response to these challenges, Rationalized Bi-Orthogonal Wavelet Filter Banks (RBWFBs) have been proposed as a means of reducing the computational complexity of the standard BOWFBs. The term “rationalized” refers to the simplification of filter coefficients, which reduces the number of operations required for wavelet decomposition and reconstruction. This rationalization makes RBWFBs more suitable for hardware implementations, especially when power, area, and speed are constrained, as in many VLSI applications.

The field of Very Large Scale Integration (VLSI) design has seen significant advancements in optimizing the hardware implementation of wavelet transforms. VLSI architectures are critical for achieving real-time performance in wavelet-based systems, as they allow for the parallelization of operations,



International Journal of Recent Development in Engineering and Technology

Website: www.ijrdet.com (ISSN 2347 - 6435 (Online) Volume 13, Issue 9, September 2024)

pipelining, and hardware-specific optimizations that can dramatically improve throughput and reduce latency. However, designing efficient VLSI architectures for wavelet transforms, particularly for RBWFBs, requires a deep understanding of both the mathematical underpinnings of wavelets and the constraints of hardware platforms.

The rationalization of bi-orthogonal wavelets simplifies the filter design, but it also introduces trade-offs. While computational complexity is reduced, the fidelity of the wavelet transform may be impacted if the rationalization process overly simplifies the filter coefficients. Therefore, careful consideration must be given to the balance between complexity and signal fidelity in the design of VLSI architectures for RBWFBs. Additionally, hardware constraints such as power consumption, chip area, and processing speed must be factored into the design process, especially in applications like real-time image processing, where performance is critical.

II. LITERATURE SURVEY

A. K. Samantaray et al., [1] presented a novel generalized approach to obtain rational (dyadic and integer) bi-orthogonal wavelet filter coefficients based on two conditions, namely maximally flatness and near-perfect reconstruction (PR) in half-band polynomial (HBP). An incremental-iterative approach is adopted to design the coefficients based on the proposed error equation in terms of the remainder polynomial (RP) of Lagrange HBP and the proposed HBP with maximum vanishing moments (VMs). In addition, VLSI architecture for the proposed wavelet filter banks (FBs) is designed and implemented on the Zedboard ZYNQ-7000 AP-SoC (Zynq FPGA from Xilinx) field-programmable gate array. It is found that the proposed rationalized wavelet FBs achieved significantly low digital hardware requirements with similar characteristics when compared to well-known rationalized existing bi-orthogonal wavelet FBs.

K. Kaustubh Banninathaya et al.,[2] presents a system with reconfigurable warped VDF that uses a single prototype filter for generating all the necessary sub-bands. The proposed system automates the generation of the control signals for reconfiguring the filter and pipelines the processing of each

sub-band to generate the requisite magnitude response. The proposed architecture is designed to achieve good audiogram matching with minimum matching error.

S. C. Lai, C. H. Liu et al.,[3] presents a novel algorithm design of 18-band quasi-class-2 ANSI S1.11 1/3 octave filter bank with the advantages of low group delay and low complexity. The proposed method utilizes a simple low-pass filter (LPF) and discrete cosine transform (DCT) modulation to generate a uniform 9-band filter bank first, and then transfer all element of z^{-1} into all-pass filter in order to obtain the non-uniform filter bank to meet the standard. Quasi-class-2 ANSI S1.11 design, the proposed method totally has 63.4% reduction for multiplications per sample and 14-ms group delay, although we still have 15.2% increase for additions per sample.

A. Vijayakumar et al.,[4] shows that the design criteria of p th order analysis having q th order synthesis filters ($p \neq q$) with a flexibility to control the system delay has never been addressed concomitantly. In this paper, we propose a systematic design for a filterbank that can have arbitrary delay with a (p, q) order. Such filterbanks play an important role especially in applications where low delay-high quality signals are required, like a digital hearing aid.

Y. Wei et al.,[5]. the proposed filterbank can achieve a better matching to the audiogram and has smaller complexity compared with the fixed filterbank. The drawback of the proposed method is that the throughput delay is relatively long (>20 ms), which needs to be further reduced before it can be used in a real hearing-aid application.

A. Schasse, et al.,[6] present an efficient method to increase the frequency resolution for speech enhancement algorithms in hearing aids. Since the analysis-synthesis filter-bank applied in digital hearing aids needs to deliver a high stop band attenuation to enable large frequency dependent amplification gains and a low overall delay, speech enhancement often suffers from the resulting low frequency resolution. This leads to residual noise artifacts in the processed speech, since the noise between the harmonics can not be removed.

R. Dong et al.,[7] To help develop ultra-low power wireless hearing aid products, we investigate the integration of subband



audio coding with hearing aid applications. Both the audio coding and the hearing aid application use subband processing, but their requirements for the filterbanks are totally different. A joint filterbank structure is proposed in this paper to satisfy these contradictive filterbank requirements. With this structure, the two filterbanks are combined into a single stereo filterbank operation, which can be efficiently implemented on a filterbank coprocessor. This structure substantially reduces the computation complexity, power consumption and memory usage.

R. Vicen-Bueno et al.,[8] presents the categories, the added stable gain (ASG) value over the limit gain of the digital hearing aids is obtained. The ASG value is achieved as a tradeoff between the segmented signal-to-noise ratio (objective parameter) and the speech quality (subjective parameter). The results show how the digital hearing aid working with a feedback reduction adaptive filter adapted with the NFXLMS algorithm is able to achieve up to 18 dB of increase over the limit gain.

R. Vicen-Bueno, R. Gil-Pita et al.,[9] presents the description of a hearing aid simulation tool. This tool simulates the real behavior of digital DSP-based hearing aids with the aim of getting a very promising performance, which can be used for further design and research, and for a better fitting of the hearing-impaired patient. Results using a multilevel multifrequency hearing aid with real data collected from 18 patients show how the multifrequency compression techniques adapt the normal perceptible sounds to the hearing-impaired patient perceiving area.

B. Swanson et al.,[10] The Nucleus Freedom cochlear implant system enables a profoundly deaf person to hear. The system consists of a surgically implanted stimulator and a battery-powered external sound processor. The processor is based on a 0.18 μm CMOS ASIC containing four DSP cores. The signal processing includes a two-microphone adaptive beamformer, a 22-channel quadrature FFT filterbank, multi-band automatic gain control, a psycho-acoustic masking model and non-linear compression. The key design challenge was power consumption.

III. HEARING AID APPLICATION & CHALLENGES

For hearing aid use, the frequency splitting is performed for the purpose of modifying the spectral shape of the input signal. Hearing aid fitting typically requires a wide gain adjustment range. In a compression system, the input signal level, which can be measured as the overall level, channel level or a combination, controls these gains.

The spectral shape of the input signal is modified at this point by applying suitable gains to the frequency channel signals. This is followed by the corresponding inverse odd (even) FFT, interpolation, synthesis window weighting and the overlap-add procedure. This window (a low-pass filter which is the counterpart to the analysis window), minimizes the spectral imaging distortion created during the interpolation step.

Given the requirement for wide gain adjustment, the alias cancellation theory is invalid and critical sampling is insufficient. This problem necessitated the development of an oversampled filterbank. Although oversampling increases the data rate, it is the price that must be paid for gain adjustability without aliasing. In a compression system, gain changes are dynamic. This may cause anomalies in the overall frequency response if phase differences exist between adjacent bands.

To avoid these undesirable frequency response notches or peaks at the band edges (which frequently occur in analog systems), it is necessary to constrain the filter channel impulse responses to be linear phase and of equal delay.

Thus, an ideal filterbank for a hearing aid application would:

- Allow precise fitting of prescriptive targets
- Have short delay
- Be computationally efficient
- Use a minimal amount of memory.

IV. CONCLUSION

This paper studies about the various researches on the digital filter bank for the hearing aid applications. Several tradeoffs have been made to make filterbank that can meet the requirements of a hearing aid application. The filterbank

structure is M-band with uniform bands. This type of structure provides many advantages in a hearing aid context. To conserve memory, only a single analysis window is stored. To further reduce memory, the synthesis window is created by decimating the analysis window, subject to time and frequency domain constraints that can be satisfied by using an filter design method.

REFERENCES

1. A. K. Samantaray, P. J. Edavoor and A. D. Rahulkar, "A Novel Design Approach and VLSI Architecture of Rationalized Bi-Orthogonal Wavelet Filter Banks," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 32, no. 4, pp. 619-632, April 2024, doi: 10.1109/TVLSI.2023.3342122.
2. K. Kaustubh Banninathaya, N. Niranjana, P. Rishla Fathima, M. P. Pranav Kumar and I. B. Mahapatra, "Reconfigurable Warped Digital Filter Architecture for Hearing Aid," 2020 International Conference on Communication and Electronics Systems (ICCES), 2019, pp. 459-463, doi: 10.1109/ICCES45898.2019.9002522.
3. S. C. Lai, C. H. Liu, L. Y. Wang and S. F. Lei, "14-ms-Group-Delay and Low-Complexity Algorithm Design of 18-Band Quasi-ANSI S1.11 1/3 Octave Filter Bank for Digital Hearing Aids," 2014 Tenth International Conference on Intelligent Information Hiding and Multimedia Signal Processing, 2014, pp. 81-84, doi: 10.1109/IIH-MSP.2014.27.
4. A. Vijayakumar and A. Makur, "Design of arbitrary delay filterbank having arbitrary order for audio applications," 2013 IEEE Workshop on Applications of Signal Processing to Audio and Acoustics, 2013, pp. 1-4, doi: 10.1109/WASPAA.2013.6701886.
5. Y. Wei and D. Liu, "A Reconfigurable Digital Filterbank for Hearing-Aid Systems With a Variety of Sound Wave Decomposition Plans," in *IEEE Transactions on Biomedical Engineering*, vol. 60, no. 6, pp. 1628-1635, June 2013, doi: 10.1109/TBME.2013.2240681.
6. A. Schasse, R. Martin, W. Soergel, T. Pilgrim and H. Puder, "Efficient Implementation of Single-Channel Noise Reduction for Hearing Aids Using a Cascaded Filter-Bank," *Speech Communication*; 10. ITG Symposium, 2012, pp. 1-4.
7. R. Dong, D. Hermann, R. Brennan and E. Chau, "Joint filterbank structures for integrating audio coding into hearing aid applications," 2008 IEEE International Conference on Acoustics, Speech and Signal Processing, 2008, pp. 1533-1536, doi: 10.1109/ICASSP.2008.4517914.
8. R. Vicen-Bueno, A. Martinez-Leira, R. Gil-Pita and M. Rosa-Zurera, "Acoustic feedback reduction based on Filtered-X LMS and Normalized Filtered-X LMS algorithms in digital hearing aids based on WOLA filterbank," 2007 IEEE International Symposium on Intelligent Signal Processing, 2007, pp. 1-6, doi: 10.1109/WISP.2007.4447648.
9. R. Vicen-Bueno, R. Gil-Pita, M. Utrilla-Manso and L. Alvarez-Perez, "A hearing aid simulator to test adaptive signal processing algorithms," 2007 IEEE International Symposium on Intelligent Signal Processing, 2007, pp. 1-6, doi: 10.1109/WISP.2007.4447635.
10. B. Swanson, E. van Baelen, M. Janssens, M. Goorevich, T. Nygard and K. van Herck, "Cochlear Implant Signal Processing ICs," 2007 IEEE Custom Integrated Circuits Conference, 2007, pp. 437-442, doi: 10.1109/CICC.2007.4405768.
11. GS Rajput, R Thakur, R Tiwari "VLSI implementation of lightweight cryptography technique for FPGA-IOT application" *Materials Today: Proceedings*, 2023, ISSN 2214-7853, doi: 10.1016/j.matpr.2023.03.486.