



Review of Ultra-Low Power Multiple Transistor With Single-Phase Clocked Flip-Flop for IoT Applications

¹Deeba Khan, ²Dr. Uma Shankar Kurmi

¹MTech Scholar, ²Professor

Department of Electronics & Communication Engineering
Lakshmi Narain College of Technology, Bhopal, India

Abstract— This review explores the design and application of ultra-low power multiple transistor flip-flops with single-phase clocking for Internet of Things (IoT) devices. As IoT applications demand highly efficient power consumption, conventional flip-flop designs fall short due to their power inefficiency and complexity. The focus is on single-phase clocked flip-flops (SPCFFs), which leverage multiple transistors to achieve minimal power usage while maintaining robust performance. We examine the architectural innovations, transistor-level optimizations, and power-saving techniques that enable these flip-flops to operate effectively in IoT environments. Comparative analyses with traditional flip-flop designs highlight significant improvements in power efficiency and operational reliability. Furthermore, this review identifies key challenges and potential solutions in the implementation of SPCFFs, aiming to pave the way for future advancements in ultra-low power IoT devices.

Keywords— IOT, SPCFFs, Ultra-Low Power, TSPC, Flip-flop .

I. INTRODUCTION

The Internet of Things (IoT) has revolutionized the way we interact with technology, enabling a vast array of devices to connect and communicate seamlessly. From smart homes and wearable health monitors to industrial automation and environmental sensors, IoT applications have permeated nearly every aspect of modern life. A fundamental requirement for these ubiquitous devices is ultra-low power consumption, which is critical for ensuring long battery life and sustained operation in remote or hard-to-access locations. Consequently, the development of energy-efficient

components, particularly flip-flops, has become a focal point of research in the field of integrated circuits and system design.

Flip-flops are essential building blocks in digital circuits, used for storing and transferring data. They are integral to the operation of various digital systems, including processors, memory devices, and communication modules. However, traditional flip-flop designs often suffer from high power consumption, primarily due to the use of multiple clock phases and complex circuitry. This inefficiency poses a significant challenge for IoT applications, where power resources are limited and maximizing energy efficiency is paramount.

To address these challenges, researchers have explored innovative flip-flop designs that prioritize ultra-low power consumption. One such advancement is the single-phase clocked flip-flop (SPCFF), which simplifies the clocking mechanism and reduces the number of transistors required. By employing a single-phase clock and optimizing transistor usage, SPCFFs achieve substantial power savings while maintaining performance and reliability.

This review delves into the architecture and design principles of ultra-low power SPCFFs, highlighting their advantages over conventional flip-flop designs. We begin by discussing the fundamental concepts of flip-flops and the importance of low power consumption in IoT applications. Following this, we examine the specific design strategies employed in SPCFFs, including transistor-level optimizations and clocking techniques that contribute to their power efficiency.

Additionally, we provide a comparative analysis of various flip-flop designs, emphasizing the performance metrics

relevant to IoT devices, such as power consumption, speed, and area. Case studies and experimental results from recent research are presented to demonstrate the practical benefits and feasibility of SPCFFs in real-world IoT applications.

Finally, the review addresses the challenges and future directions in the development of ultra-low power flip-flops. We identify potential areas for further research, such as improving robustness against process variations and enhancing compatibility with emerging low-power technologies. By providing a comprehensive overview of SPCFFs and their impact on IoT devices, this review aims to contribute to the ongoing efforts in creating energy-efficient and reliable IoT systems.

II. LITERATURE SURVEY

Yongmin Lee et al.,[1] presented D flip-flop has less arrangement time ($t_{\text{Arrangement}}$), hold time (t_{hold}), clock to yield proliferation delay ($t_{\text{Pc-q}}$), low clock burden and low power utilization as well as low energy esteem contrasted with other existing flip-flops. The proposed D flip-flop consumes 99.98%, 99.89%, 36.8%, 99.6% low power and low energy contrasted with NAND based rationale Flip-flop, Transmission door rationale based MUX Flip-flop, C 2 MOS Flip-flop, TSPC flip-flop individually. In view of the reenacted outcomes, the proposed flip-flop is appropriate for low power and energy proficient VLSI Frameworks.

K. L. B. Reddy et al.,[2] presented metastability of true single-phase clock (TSPC) D flip flops (DFFs) and its effect on the goal of Vernier time-to-advanced converters (TDCs). The systems of the metastability of TSPC DFFs are researched and the scientific articulations of arrangement time and hold time are acquired. A shunt capacitor procedure equipped for decreasing arrangement time and hold time to zero with no power and postpone punishment is proposed. The effect of PVT (process, voltage, temperature) on the adequacy of the proposed procedure is evaluated utilizing recreation. Vernier TDCs, both right-moving and left-moving, with untuned and tuned DFFs are planned in TSMC 130 nm 1.2 V CMOS innovation and examined utilizing Apparition with BSIM3V3 gadget models. Reproduction results show TDCs with tuned DFFs appreciates zero transformation blunder while the right-

moving and left-moving TDCs with untuned DFFs have 1-cycle and 5-bit change mistakes or 11% and 56% mistake rates, separately.

O. Schrape et al.,[3] Utilization of a standard non-rad-hard computerized cell library in the rad-hard plan can be a practical answer for space applications. In this work we show how a standard non-rad-hard flip-flop, as quite possibly the most weak computerized cell, can be changed over into a rad-hard flip-flop without adjusting its inner construction. We present five variations of a Triple Particular Overt repetitiveness (TMR) flip-flop: gauge TMR flip-flop, hook based TMR flip-flop, True-Single Phase Clock (TSPC) TMR flip-flop, searchable TMR flip-flop and self-remedying TMR flip-flop. For all variations, the multi-bit disturbs have been tended to by applying extraordinary arrangement limitations, while the Single Occasion Transient (SET) relief was accomplished through the use of modified SET channels and choice of ideal inverter sizes for the clock and reset trees.

H. You et al.,[4] As fundamental parts, upgrading power utilization of flip-flops (FFs) can essentially diminish the force of computerized frameworks. In this article, an energy-productive retentive true-single-phase-clocked (TSPC) FF is proposed. With the work of information mindful precharge conspire, the proposed TSPC FF precharges just when fundamental. Likewise, drifting hub examination and semiconductor level improvement are utilized to additionally guarantee the high energy effectiveness of the FF without altogether expanding the region. Postlayout reproductions in view of SMIC 55-nm CMOS innovation show that at an inventory voltage of 1.2 V, the power utilization of the proposed FF is 84.37% lower than that of traditional transmission-door flip-flop (TGFF) at 10% information action. The decrease rate is expanded to 98.53% as the information action goes down to 0%.

N. Sharma et al.,[5] Innovation headway prompts gadget activity at sub-limit level and should be downsized to nanometer range. Ultimately speed and power related issues emerge in rationale circuits. D-Flip-Flop (DFF) is heart of the memory stockpiling framework. The work in this work shows the essential execution of various plan strategies of D Flip Lemon utilizing Carbon Nanotube Field Impact



International Journal of Recent Development in Engineering and Technology

Website: www.ijrdet.com (ISSN 2347 - 6435 (Online) Volume 13, Issue 7, July 2024)

Semiconductor (CNFET) as low power component. It is investigated and contrasted and existing ordinary CMOS innovation utilizing HSPICE reproduction device at 32 nm innovation hub with 1.42nm CNT (Carbon Nanotube) measurement. The power defer item (PDP) reproduction is done. DFF in light of CMOS, C2MOS (Clocked CMOS), POWER PC (Phase clock), GDI MUX (Entryway Dispersion Information Multiplexer), and TSPC utilizing CNFET has 76.74%, 71.16%, 35.28%, 62.62% and 60% less PDP contrasted with CMOS rationale. It plainly portrays that the DFFs planned utilizing CNFET have better execution.

P. Parekh et al.,[6] presented the metastability of true-singlephase-clock (TSPC) D flipflops (DFFs). The reason for the metastability of the DFFs, both positive edge-set off (PET) and negative edge-set off (NET), is examined and the hypothetical articulations of the arrangement time and hold season of the DFFs are acquired. The lopsidedness of arrangement time and hold time is examined. It is shown TSPC DFFs experience the ill effects of a huge hold time yet appreciate zero arrangement time. The hold season of NET-DFFs is essentially bigger as contrasted and that of PET-DFFs. A region power productive shunt capacitor method able to do pointedly diminishing hold time while possibly expanding arrangement time is proposed and its viability is confirmed utilizing recreation results.

Y. Lee et al.,[7] A Double Edge-Set off (DET) flip-flop (FF) that can dependably work at low voltage is proposed in this work. Dissimilar to the customary Single-Edge-Set off (SET) flip-flops, DET-FFs can further develop energy proficiency by locking input information at both clock edges. When joined with forceful voltage scaling, critical effectiveness improvement is normal. Be that as it may, earlier DET-FF plans were vulnerable to Process, Voltage and Temperature (PVT) varieties, restricting their activity at low voltage systems. A completely static true-single-phase-clocked DET-FF is proposed to accomplish solid activity at voltages as low as a close edge system. Rather than the two-phase or beat clocking plan in ordinary DET-FFs, a True-Single-Phase-Clocking (TSPC) plot is taken on to conquer clock cross-over issues and empower low-power activity. Completely static execution additionally empowers hearty activity in a low voltage system. The proposed DET-FF is planned in 28nm

CMOS innovation, and a thorough examination including post-format Monte Carlo reenactment for wide PVT ranges is performed to approve the plan draws near.

A. S. Mangawati et al.,[8] Flip-flops are a champion among the most huge and essential square of any high level circuits. The power being on the principle thought in arranging of the high level circuits should be upgraded to work on the presentation of the circuit. There are many low power procedures open to lessen the power dispersal. The idea here is to join the low power frameworks to demand to get further power decline plan. The Goals of the venture is to analyze different plan strategies, for example, Ordinary C2MOS M-S FF design, Topologically Packed Flip Failure, Rationale Construction Decrease Flip Lemon, True single-phase clock 18T FF (20T with Reset). Correlation is performed relying on the different boundaries such as normal power, delay and PDP. Contingent upon the least power consumed by every one of these rationale configuration, low power procedures are applied for example multi V DD strategy and clock gating method.

H. K. P et al.,[9] Flip Flops are the most well-known and significant structure block. The elements influencing the plan are the region, power and execution. The 3 boundaries should be upgraded for a productive plan. The emphasis is on the power and execution streamlining in a period obliged plan. There are numerous methods to streamline PPA (Power Execution Region) factors. In this work high velocity low power 15-Semiconductor FF is proposed. The FF is planned in Expert Slave setup. It is planned utilizing static CMOS and corresponding pass semiconductors rationale. The FF is planned trying not to drift interior hubs to diminish dynamic power utilization.

M. Sharma et al., [10] Because of concentrated scaling in the present businesses it has become exceptionally basic to configuration circuits which can work at high frequencies. This work is essentially founded on the plan of a 2/3 prescaler. In this work, we present 2/3 prescaler which can work up to 7.69 gigahertz. The estimation results show that this plan in 180 nm on Rhythm virtuoso works at 7.69 gigahertz for partition by 2 and separation by 3 individually. Power supply utilized is 1.8 Voltage and info signal voltages 1.2. The



International Journal of Recent Development in Engineering and Technology

Website: www.ijrdet.com (ISSN 2347 - 6435 (Online) Volume 13, Issue 7, July 2024)

absolute power consumed by the circuit is 3.63 mw and 3.75 mw who partition by 2 and separated by 3 individually.

III. CHALLENGES

Despite the promising advancements in the design and implementation of ultra-low power single-phase clocked flip-flops (SPCFFs) for IoT applications, several challenges remain that need to be addressed to fully realize their potential. These challenges span various aspects of design, fabrication, and integration within IoT systems. Key challenges include:

Impact on Performance: Variations in semiconductor manufacturing processes can lead to inconsistencies in transistor characteristics, affecting the performance and power efficiency of SPCFFs. Ensuring reliable operation under such variations is critical.

Mitigation Strategies: Developing robust design techniques that minimize sensitivity to process variations is essential. This may involve advanced simulation tools, adaptive design methodologies, and compensation circuits.

Minimizing Static Power Consumption: While SPCFFs aim to reduce dynamic power consumption, static or leakage power remains a significant concern, especially as device dimensions continue to shrink in advanced technology nodes.

Innovative Transistor Design: Leveraging new transistor architectures, such as FinFETs or multi-gate transistors, and materials that exhibit lower leakage currents can help address this issue.

Scaling Down to Smaller Nodes: As technology scales down to smaller nodes, maintaining the advantages of SPCFFs becomes challenging due to increased leakage currents and variability.

Design Adaptations: Adapting the SPCFF design to smaller technology nodes without compromising on power efficiency or performance is crucial. This might require novel design approaches and new materials.

Efficient Clocking: Distributing a single-phase clock signal efficiently across a large number of flip-flops in an IoT

system can be challenging. Ensuring minimal skew and jitter while maintaining low power consumption is essential.

Optimized Clock Trees: Designing optimized clock distribution networks that reduce power consumption and maintain signal integrity is a key area of focus.

Compatibility Issues: Integrating SPCFFs with existing IoT system architectures that may be designed around conventional flip-flops poses compatibility challenges.

Hybrid Designs: Developing hybrid systems that can leverage the benefits of SPCFFs while remaining compatible with traditional designs might be necessary during the transition phase.

IV. CONCLUSION

The review of ultra-low power multiple transistor flip-flops with single-phase clocking (SPCFFs) for IoT applications underscores the significant advancements made in enhancing power efficiency and operational reliability in digital circuits. As IoT devices proliferate, the demand for energy-efficient components that can operate effectively in power-constrained environments becomes increasingly critical. SPCFFs emerge as a promising solution, offering substantial power savings and simplified clocking mechanisms compared to traditional flip-flop designs. This review has highlighted the architectural innovations and design strategies that enable SPCFFs to achieve ultra-low power consumption. The optimization of transistor-level design and the use of single-phase clocking are pivotal in reducing dynamic and static power dissipation. Comparative analyses demonstrate the superiority of SPCFFs in terms of power efficiency and performance, making them well-suited for IoT applications where energy resources are limited.

REFERENCES

1. Y. Lee, G. Shin and Y. Lee, "A Fully Static True-Single-Phase-Clocked Dual-Edge-Triggered Flip-Flop for Near-Threshold Voltage Operation in IoT Applications," in *IEEE Access*, vol. 8, pp. 40232-40245, 2020, doi: 10.1109/ACCESS.2020.2976773.



International Journal of Recent Development in Engineering and Technology

Website: www.ijrdet.com (ISSN 2347 - 6435 (Online) Volume 13, Issue 7, July 2024)

2. K. L. B. Reddy, K. B. D. Kumar and V. Pudi, "Design of Energy-Efficient TSPC based D Flip-flop for CNTFET Technology," 2021 25th International Symposium on VLSI Design and Test (VDAT), 2021, pp. 1-4, doi: 10.1109/VDAT53777.2021.9600906.
3. O. Schrape, M. Andjelković, A. Breitenreiter, S. Zeidler, A. Balashov and M. Krstić, "Design and Evaluation of Radiation-Hardened Standard Cell Flip-Flops," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 11, pp. 4796-4809, Nov. 2021, doi: 10.1109/TCSI.2021.3109080.
4. H. You, J. Yuan, Z. Yu and S. Qiao, "Low-Power Retentive True Single-Phase-Clocked Flip-Flop With Redundant-Precharge-Free Operation," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 5, pp. 1022-1032, May 2021, doi: 10.1109/TVLSI.2021.3061921.
5. N. Sharma and S. Kaundal, "Low Power Design of Various D-Flip-Flop Techniques using CNFET: A Comparative Study," 2020 IEEE International Conference on Advances and Developments in Electrical and Electronics Engineering (ICADEE), 2020, pp. 1-5, doi: 10.1109/ICADEE51157.2020.9368919.
6. P. Parekh, F. Yuan and Y. Zhou, "Area/Power-Efficient True-Single-Phase-Clock D-Flipflops with Improved Metastability," 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), 2020, pp. 182-185, doi: 10.1109/MWSCAS48704.2020.9184567.
7. Y. Lee, G. Shin and Y. Lee, "A Fully Static True-Single-Phase-Clocked Dual-Edge-Triggered Flip-Flop for Near-Threshold Voltage Operation in IoT Applications," in IEEE Access, vol. 8, pp. 40232-40245, 2020, doi: 10.1109/ACCESS.2020.2976773.
8. A. S. Mangawati and N. Palecha, "Clock Gating Integration Using 18T-TSPC Clocked Flip Flop," 2019 2nd International Conference on Intelligent Computing, Instrumentation and Control Technologies (ICICT), 2019, pp. 957-961, doi: 10.1109/ICICT46008.2019.8993329.
9. H. K. P and R. N, "Low Power High Speed 15-Transistor Static True Single Phase Flip Flop," 2019 2nd International Conference on Intelligent Computing, Instrumentation and Control Technologies (ICICT), 2019, pp. 440-444, doi: 10.1109/ICICT46008.2019.8993225.
10. M. Sharma and A. Ganpati, "A 7.69 GHz High Speed Dual Modulus Prescaler: Using True Single Phase Clock," 2019 International Conference on Intelligent Sustainable Systems (ICISS), 2019, pp. 93-96, doi: 10.1109/ISS1.2019.8908020.